{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:28:18Z","timestamp":1725431298109},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4630041","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T15:16:55Z","timestamp":1222442215000},"page":"691-694","source":"Crossref","is-referenced-by-count":3,"title":["Towards benchmarking energy efficiency of reconfigurable architectures"],"prefix":"10.1109","author":[{"given":"Tobias","family":"Becker","sequence":"first","affiliation":[]},{"given":"Peter","family":"Jamieson","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[]},{"given":"Tero","family":"Rissa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Virtex-H Pro Platform FPGAs Functional Description","year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216945"},{"key":"15","first-page":"312","article-title":"a flexible power model for fpgas","author":"poon","year":"2002","journal-title":"Field-Programmable Logic and Applications"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231823"},{"key":"11","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1007\/978-3-540-30117-2_17","article-title":"a dual - vdd low power fpga architecture","author":"gayasen","year":"2004","journal-title":"Field Programmable Logic and Application"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313920"},{"year":"1998","key":"3"},{"year":"0","key":"20"},{"year":"1997","key":"2"},{"journal-title":"Embedded Microprocessor Benchmark Consortium (EEMBC) http","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.571342"},{"journal-title":"BDTI Video Encoder and Decoder Benchmarks","year":"2008","key":"7"},{"year":"2008","key":"6"},{"year":"2007","key":"5"},{"year":"2007","key":"4"},{"key":"9","first-page":"134","article-title":"the raw benchmark suite: computation structures for general purpose computing","author":"babb","year":"1997","journal-title":"IEEE Symposium on FPGAs for Custom Computing Machines"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04630041.pdf?arnumber=4630041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:05:04Z","timestamp":1497787504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4630041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4630041","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}