{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,25]],"date-time":"2025-04-25T05:03:11Z","timestamp":1745557391182},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272255","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"source":"Crossref","is-referenced-by-count":26,"title":["Towards a unique FPGA-based identification circuit using process variations"],"prefix":"10.1109","author":[{"given":"H.","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.H.W.","family":"Leong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Hinkelmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Moller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Zipf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"2","first-page":"372","article-title":"ic identification circuit using device mismatch","author":"lofstrom","year":"2000","journal-title":"Proc Int l Solid-States Circuits Conf (ISSCC)"},{"key":"1","article-title":"is your fpga design secure?","author":"telikepalli","year":"2003","journal-title":"Xilinx XCELL vol"},{"key":"7","author":"hastings","year":"2001","journal-title":"The Art of Analog Layout"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"5","first-page":"63","article-title":"fpga intrinsic pufs and their use for ip protection","author":"guajardo","year":"2007","journal-title":"CHES '07 Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems"},{"key":"4","year":"0"},{"key":"8","year":"0"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","location":"Prague, Czech Republic","start":{"date-parts":[[2009,8,31]]},"end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272255.pdf?arnumber=5272255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:17:22Z","timestamp":1497817042000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272255","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}