{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:22:11Z","timestamp":1729617731889,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272268","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"359-366","source":"Crossref","is-referenced-by-count":7,"title":["Design and evaluation of an energy-efficient dynamically reconfigurable architecture for wireless sensor nodes"],"prefix":"10.1109","author":[{"given":"Heiko","family":"Hinkelmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Zipf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"1363","DOI":"10.1109\/TC.2004.104","article-title":"the molen polymorphic processor","volume":"53","author":"vassiliadis","year":"2004","journal-title":"IEEE Trans on Computers"},{"journal-title":"The Design of Rijndael AES - The Advanced Encryption Standard","year":"2002","author":"daemen","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762377"},{"journal-title":"Error Control Coding From Theory to Practice","year":"2002","author":"sweeney","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090865"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/2.869369"},{"article-title":"802.15.4 part 15.4: wireless medium access control (mac) and physical layer (phy) specifications for low-rate wireless personal are networks (lr-wpans)","year":"2003","author":"ieee std","key":"14"},{"journal-title":"Tmote Sky Datasheet Ultra low power IEEE802 15 4 compliant wireless sensor module","year":"0","key":"11"},{"key":"12","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/s11265-005-4936-4","article-title":"model-based exploration of the design space for heterogeneous systems on chip","volume":"40","author":"blume","year":"2005","journal-title":"J VLSI Signal Process Syst"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329329"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564773"},{"journal-title":"Opencores","year":"0","key":"22"},{"key":"23","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/ASAP.2006.56","article-title":"quantitative analysis of embedded fpga-architectures for arithmetic","author":"von sydow","year":"2006","journal-title":"Proc Int Conf Application-specific Systems Architectures and Processors"},{"year":"0","key":"24"},{"key":"25","first-page":"166","article-title":"dresc: a retargetable compiler for coarse-grained reconfigurable architectures","author":"vernalde","year":"2002","journal-title":"Proc IEEE Int l Conf on Field-Programmable Technology"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762397"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272540"},{"journal-title":"ATmega103 Datasheet Rev 0945I-AVR-02\/07","year":"0","key":"3"},{"article-title":"leon2 processor user's manual, version 1.0.21 xst edition","year":"2003","author":"gaisler","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012767"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439274"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_7","article-title":"adres: an architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix","author":"mei","year":"2003","journal-title":"Proc Int Conf Field Program Logic Applicat (FPL)"},{"key":"6","first-page":"147","article-title":"piperench implementation of the instruction path coprocessor","author":"chou","year":"2000","journal-title":"Int Symp Microarchitecture"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1999.756035"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1134340"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"year":"0","key":"8"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272268.pdf?arnumber=5272268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:17:23Z","timestamp":1497817043000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272268","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}