{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:18:18Z","timestamp":1730222298909,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272278","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"314-319","source":"Crossref","is-referenced-by-count":0,"title":["sFPGA2 - A scalable GALS FPGA architecture and design methodology"],"prefix":"10.1109","author":[{"given":"Rizwan","family":"Syed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bharadwaj","family":"Veeravalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"2","first-page":"291","article-title":"the gapla: a globally asynchronous locally synchronous fpga architecture","author":"jia","year":"2005","journal-title":"Proc IEEE FCCM"},{"year":"0","key":"10"},{"key":"1","first-page":"406","article-title":"globally asynchronous locally synchronous fpga architectures","volume":"2778","author":"royal","year":"2003","journal-title":"ser LNCS"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"year":"1994","key":"6","article-title":"information technology - digital compression and coding of continuous-tone still images: requirements and guidelines"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312192"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827562"},{"key":"9","article-title":"serial ata 2.5 specification","author":"io","year":"2005","journal-title":"Serial ATA International Organization"},{"journal-title":"XUPV2P Development System - Hardware Reference Manual","year":"2008","author":"xilinx","key":"8"},{"key":"11","first-page":"95","article-title":"sfpga a scalable switch based fpga architecture and design methodology","author":"fernando","year":"2008","journal-title":"Proc FPL"},{"key":"12","first-page":"32","article-title":"wave pipelined circuits synthesis","volume":"1","author":"kim","year":"2005","journal-title":"Proc IEEE IMTC"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272278.pdf?arnumber=5272278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:49:58Z","timestamp":1489866598000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272278","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}