{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:09:56Z","timestamp":1758892196126},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272293","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T18:42:09Z","timestamp":1254336129000},"page":"268-275","source":"Crossref","is-referenced-by-count":14,"title":["Static versus scheduled interconnect in Coarse-Grained Reconfigurable Arrays"],"prefix":"10.1109","author":[{"given":"Brian","family":"Van Essen","sequence":"first","affiliation":[]},{"given":"Aaron","family":"Wood","sequence":"additional","affiliation":[]},{"given":"Allan","family":"Carroll","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Friedman","sequence":"additional","affiliation":[]},{"given":"Robin","family":"Panda","sequence":"additional","affiliation":[]},{"given":"Benjamin","family":"Ylvisaker","sequence":"additional","affiliation":[]},{"given":"Carl","family":"Ebeling","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Hauck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.7"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"journal-title":"Electric VLSI Design System","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.833166"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"2","first-page":"126","article-title":"rapid - reconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"International Workshop on Field-Programmable Logic and Applications"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380667"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002993"},{"key":"8","first-page":"166","article-title":"dresc: a retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"IEEE International Conference on Field-Programmable Technology"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272293.pdf?arnumber=5272293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:41:54Z","timestamp":1489902114000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272293","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}