{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:46:38Z","timestamp":1759146398450,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272301","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T18:42:09Z","timestamp":1254336129000},"page":"242-249","source":"Crossref","is-referenced-by-count":37,"title":["Exploiting fast carry-chains of FPGAs for designing compressor trees"],"prefix":"10.1109","author":[{"given":"Hadi","family":"Parandeh-Afshar","sequence":"first","affiliation":[]},{"given":"Philip","family":"Brisk","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48302-1_38"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.660163"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012621"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858488"},{"journal-title":"Virtex-4 User Guide","year":"0","key":"2"},{"year":"0","key":"1"},{"journal-title":"Altera Corp","year":"0","key":"10"},{"key":"7","first-page":"349","article-title":"some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"5","doi-asserted-by":"crossref","first-page":"1761","DOI":"10.1109\/TCAD.2008.2003280","article-title":"data-flow transformations to maximise the use of carry-save representation in arithmetic circuits","volume":"27","author":"verma","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"4","article-title":"high speed fir filter implementation using add and shift method","author":"mirzaei","year":"2006","journal-title":"Int Conf Computer Design"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483927"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272301.pdf?arnumber=5272301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T00:17:20Z","timestamp":1497831440000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272301","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}