{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:37:49Z","timestamp":1725611869067},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272315","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"205-211","source":"Crossref","is-referenced-by-count":6,"title":["Modeling post-techmapping and post-clustering FPGA circuit depth"],"prefix":"10.1109","author":[{"given":"Joydip","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Leong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/43.273754"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1145\/1508128.1508150"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/TVLSI.2007.900744"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/503057.503058"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/FPL.2008.4629935"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1344671.1344694"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1007\/978-1-4615-5145-4"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/T-C.1971.223159"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1007\/978-1-4419-8499-9"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/16.661220"},{"key":"5","first-page":"370","article-title":"analysis of the effect of lut size on fpga area and delay using theoretical derivations","author":"gao","year":"2005","journal-title":"Quality Electronic Design 2005 International symposium on"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1508128.1508156"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/TCAD.2005.850868"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TCS.1981.1084958"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272315.pdf?arnumber=5272315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T18:51:53Z","timestamp":1489863113000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272315","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}