{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:18:21Z","timestamp":1730222301972,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272364","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T18:42:09Z","timestamp":1254336129000},"page":"691-694","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic reconfiguration system for real-time video processing"],"prefix":"10.1109","author":[{"given":"Saya","family":"Hinaga","sequence":"first","affiliation":[]},{"given":"Yoshiki","family":"Yamaguchi","sequence":"additional","affiliation":[]},{"given":"Tetsuhiko","family":"Yao","sequence":"additional","affiliation":[]},{"given":"Tohru","family":"Kawabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"2","first-page":"99","article-title":"development of dynamically reconfigurable processor lsi","volume":"56","author":"hirotaka","year":"2003","journal-title":"NEC Technical Journal"},{"key":"1","article-title":"dapdna-2: a dynamically reconfigurable processor with 376 32-bit processing elements","volume":"17","author":"sato","year":"2005","journal-title":"Hot Chips"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-82429-6"},{"journal-title":"DAPDNA-2 DNA reference","year":"2007","author":"ipflex","key":"6"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"year":"0","key":"8"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272364.pdf?arnumber=5272364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:06:41Z","timestamp":1489882001000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272364","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}