{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T09:02:19Z","timestamp":1725613339300},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272380","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"613-616","source":"Crossref","is-referenced-by-count":6,"title":["Compensating for variability in FPGAs by re-mapping and re-placement"],"prefix":"10.1109","author":[{"given":"Pete","family":"Sedcole","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward","family":"Stott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y.K.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813457"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.48"},{"key":"1","article-title":"design for variability in dsm technologies","author":"nassif","year":"2000","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power","year":"2005","author":"srivastava","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568739"},{"journal-title":"Proc ACM Int Symp Field Programmable Gate Arrays","article-title":"parametric yield in fpgas due to within-die delay variations: a quantitative analysis","year":"2007","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270300"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331899"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311193"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/54.156154"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272380.pdf?arnumber=5272380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:42:05Z","timestamp":1489887725000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272380","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}