{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:46:35Z","timestamp":1761662795287,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272410","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"569-573","source":"Crossref","is-referenced-by-count":32,"title":["A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs"],"prefix":"10.1109","author":[{"given":"X.","family":"Iturbe","sequence":"first","affiliation":[]},{"given":"M.","family":"Azkarate","sequence":"additional","affiliation":[]},{"given":"I.","family":"Martinez","sequence":"additional","affiliation":[]},{"given":"J.","family":"Perez","sequence":"additional","affiliation":[]},{"given":"A.","family":"Astarloa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"2","article-title":"assessing and mitigating radiation effects in xilinx fpgas","author":"berg","year":"2008","journal-title":"JPL Publication"},{"article-title":"error checking parity and syndrome of a block of data with relocated parity bits","year":"2008","author":"cory","key":"10"},{"key":"1","article-title":"reliability report","volume":"ug116","year":"2008","journal-title":"4th Quarter"},{"key":"7","article-title":"xilinx fpgas overcome the side effects of sub-90 nm technology","author":"lesea","year":"2007","journal-title":"Xilinx Inc WP256"},{"key":"6","article-title":"seu strategies for virtex-5 devices","author":"chapman","year":"2009","journal-title":"Xilinx Inc XAPP864"},{"journal-title":"UG156","article-title":"xilinx tmrtool user guide","year":"2006","key":"5"},{"key":"4","first-page":"630","article-title":"flaw: fpga lifetime awareness","author":"suresh","year":"2006","journal-title":"IEEE Design Automation Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5040-4"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2001422"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046212"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272410.pdf?arnumber=5272410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:51:16Z","timestamp":1489888276000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272410","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}