{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:18:26Z","timestamp":1730222306220,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272445","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T18:42:09Z","timestamp":1254336129000},"page":"511-515","source":"Crossref","is-referenced-by-count":3,"title":["Mems optically reconfigurable gate array"],"prefix":"10.1109","author":[{"given":"Hironobu","family":"Morita","sequence":"first","affiliation":[]},{"given":"Minoru","family":"Watanabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/JQE.2008.916705"},{"year":"0","key":"16"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1364\/AO.48.000302"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1364\/AO.47.004692"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1117\/12.363963"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/SSMSD.2000.836438"},{"year":"2005","journal-title":"LatticeECP and EC Family Data Sheet","key":"3"},{"year":"0","journal-title":"Xilinx Product Data Sheets","key":"2"},{"year":"0","journal-title":"Altera Devices","key":"1"},{"key":"10","first-page":"763","article-title":"optically programmable gate array","volume":"4089","author":"mumbru","year":"2000","journal-title":"SPIE of Optics in Computing"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/FPGA.1998.707884"},{"key":"6","first-page":"47","article-title":"dynamically programmable gate arrays: a step toward increased computational density","author":"dehon","year":"1996","journal-title":"Fourth Canadian Workshop on Field Programmable Devices"},{"key":"5","first-page":"99","article-title":"development of dynamically reconfigurable processor lsi","volume":"56","author":"nakano","year":"2003","journal-title":"NEC Tech J (Japan)"},{"year":"0","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/CICC.1995.518231"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/FPGA.1997.624601"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272445.pdf?arnumber=5272445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:02:59Z","timestamp":1489881779000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272445","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}