{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T16:00:58Z","timestamp":1770739258838,"version":"3.49.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272454","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T18:42:09Z","timestamp":1254336129000},"page":"507-510","source":"Crossref","is-referenced-by-count":3,"title":["Using 3D integration technology to realize multi-context FPGAs"],"prefix":"10.1109","author":[{"given":"Alesandro","family":"Cevrero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panagiotis","family":"Athanasopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hadi","family":"Parandeh-Afshar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Skerlj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Brisk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.11.001"},{"key":"17","year":"0"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"15","year":"0"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-64359-1_678"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870808"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873424"},{"key":"12","year":"0"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315596"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.920832"},{"key":"1","article-title":"performance-oriented fully routable dynamic architecture for a field programmable logic device","author":"bhat","year":"1993","journal-title":"Tech Report UCB\/ERL"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707909"},{"key":"7","author":"keeth","year":"2008","journal-title":"DRAM Circuit Design"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2005.6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331902"},{"key":"4","article-title":"a hardware implementation of an mp3 decoder","author":"faltman","year":"0","journal-title":"Digital IC-Project LTH Sweden"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"key":"8","year":"0"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","location":"Prague, Czech Republic","start":{"date-parts":[[2009,8,31]]},"end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272454.pdf?arnumber=5272454","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:42:02Z","timestamp":1489902122000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272454\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272454","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}