{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:58:40Z","timestamp":1761580720032},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272463","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"498-502","source":"Crossref","is-referenced-by-count":86,"title":["Run-time Partial Reconfiguration speed investigation and architectural design space exploration"],"prefix":"10.1109","author":[{"given":"Ming","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Kuehn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"OPB HWICAP (v1 00 b) Product Specification","year":"2006","key":"13"},{"journal-title":"XPS HWICAP (v1 00 a) Product Specification","year":"2007","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630002"},{"key":"12","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1145\/1016568.1016583","article-title":"real-time lut-based network topologies for dynamic and partial fpga self-reconfiguration","author":"huebner","year":"2004","journal-title":"Proc 16th Symp Integrated Circuits and Systems Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526368"},{"key":"2","first-page":"65","article-title":"benefits of partial reconfiguration","author":"kao","year":"2005","journal-title":"Xcell Journal"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311348"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370362"},{"year":"2007","key":"7","article-title":"128-bit processor local bus architecture specifications version 4.7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380654"},{"key":"5","article-title":"exploitation of run-time partial reconfiguration for dynamic power management in xilinx spartan iiibased systems","author":"paulsson","year":"2006","journal-title":"Proc of"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CCE.2006.350791"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311312"},{"year":"2001","key":"8","article-title":"on-chip peripheral bus architecture specifications version 2.1"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272463.pdf?arnumber=5272463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T12:07:06Z","timestamp":1633954026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272463","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}