{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:58:52Z","timestamp":1725555532953},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272495","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"439-443","source":"Crossref","is-referenced-by-count":2,"title":["Reconfiguration-based time-to-digital converter for Virtex FPGAs"],"prefix":"10.1109","author":[{"given":"Angel","family":"Quiros-Olozabal","sequence":"first","affiliation":[]},{"given":"Juan Manuel","family":"Barrientos-Villar","sequence":"additional","affiliation":[]},{"given":"Ma de los Angeles","family":"Cifredo-Chacon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"123","article-title":"a novel time-to-digital converter with 150ps time resolution and 2.5ns pulse-pair resolution","author":"serraj andaloussi","year":"2002","journal-title":"IEEE"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/19.650787"},{"journal-title":"Diference-Based Partial Reconfiguration Application Note","year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/19.552156"},{"journal-title":"Virtex-4 User Guide","year":"0","key":"7"},{"key":"6","first-page":"504","article-title":"fpga implementation of a high-resolution time-to-digital converter","author":"aloisio","year":"2007","journal-title":"IEEE Nuclear Science Symposium Conference Record"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.869820"},{"key":"4","first-page":"177","article-title":"firmware-only implementation of time-to-digital converter (tdc) in field-programmable gate array (fpga)","author":"wu","year":"2004","journal-title":"Proc IEEE Conf Rec NSS"},{"journal-title":"Virtex-4 FPGA Cofiguration User Guide","year":"0","key":"9"},{"journal-title":"Virtex-4 FPGA Data Sheet DC and Switching Characteristics","year":"0","key":"8"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272495.pdf?arnumber=5272495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:55:29Z","timestamp":1489888529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272495\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272495","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}