{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:26:17Z","timestamp":1725661577349},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272519","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"146-153","source":"Crossref","is-referenced-by-count":11,"title":["An analytical model relating FPGA architecture and place and route runtime"],"prefix":"10.1109","author":[{"given":"Scott Y. L.","family":"Chin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"434","article-title":"exactly how good are heuristics?: toward a realistic predictive theory of best-first search","author":"gaschnig","year":"1977","journal-title":"Int'l Conf on Artificial Intelligence"},{"key":"13","first-page":"761","article-title":"convergence and finite-time behavior of simulated annealing","author":"mitra","year":"1985","journal-title":"IEEE Conf Decision and Control"},{"journal-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"1999","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639936"},{"journal-title":"Heuristics Intelligent Search Strategies for Computer Problem Solving","year":"1984","author":"pearl","key":"12"},{"journal-title":"ser Systems on Silicon","article-title":"reconfigurable computing: the theory and practice of fpga-based computation","year":"2007","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825865"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508156"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629935"},{"key":"5","article-title":"analysis of the effect of lut size on fpga area and delay using theoretical derivations","author":"gao","year":"2005","journal-title":"IEEE Int Symp Quality Electronic Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.251146"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344694"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272519.pdf?arnumber=5272519","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:47:24Z","timestamp":1489866444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272519\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272519","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}