{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:30:09Z","timestamp":1772119809413,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272538","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T18:42:09Z","timestamp":1254336129000},"page":"112-118","source":"Crossref","is-referenced-by-count":43,"title":["Clock gating architectures for FPGA power reduction"],"prefix":"10.1109","author":[{"given":"Safeen","family":"Huda","sequence":"first","affiliation":[]},{"given":"Muntasir","family":"Mallick","sequence":"additional","affiliation":[]},{"given":"Jason H.","family":"Anderson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","year":"2009","journal-title":"White paper Power consumption at 40 and 45 nm"},{"key":"16","first-page":"213","article-title":"vpr: a new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Int'l Workshop on FPL"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380636"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629937"},{"key":"11","year":"2008","journal-title":"Stratix-III FPGA Family Data Sheet"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117216"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508135"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"10","year":"2007","journal-title":"Virtex-5 FPGA data sheet"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219093"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119821"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6065-4"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"9","year":"2009","journal-title":"Virtex-5 family overview"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508132"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","location":"Prague, Czech Republic","start":{"date-parts":[[2009,8,31]]},"end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272538.pdf?arnumber=5272538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:40:51Z","timestamp":1489876851000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272538\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272538","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}