{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:38:29Z","timestamp":1725651509441},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272551","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T14:42:09Z","timestamp":1254321729000},"page":"51-58","source":"Crossref","is-referenced-by-count":9,"title":["Data parallel FPGA workloads: Software versus hardware"],"prefix":"10.1109","author":[{"given":"Peter","family":"Yiannacouras","sequence":"first","affiliation":[]},{"given":"J. Gregory","family":"Steffan","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117231"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344704"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568571"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450107"},{"key":"7","article-title":"trade-offs in hw\/sw codesign","author":"hardt","year":"1994","journal-title":"Proc Hardware\/Software Codesign Workshop"},{"year":"0","key":"6","article-title":"the embedded microprocessor benchmark consortium"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.28"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515690"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261385"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968304"},{"key":"11","article-title":"altera corporation","author":"cliff","year":"2005","journal-title":"Private comm"},{"key":"12","article-title":"improving memory systems for soft vector processors","author":"yiannacouras","year":"2008","journal-title":"WoSPS'08 Workshop on Soft Processor Systems"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272551.pdf?arnumber=5272551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T18:51:46Z","timestamp":1489863106000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272551","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}