{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:25:41Z","timestamp":1759332341969},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/fpl.2009.5272553","type":"proceedings-article","created":{"date-parts":[[2009,9,30]],"date-time":"2009-09-30T18:42:09Z","timestamp":1254336129000},"page":"59-64","source":"Crossref","is-referenced-by-count":31,"title":["Generating high-performance custom floating-point pipelines"],"prefix":"10.1109","author":[{"given":"Florent","family":"de Dinechin","sequence":"first","affiliation":[]},{"given":"Cristian","family":"Klein","sequence":"additional","affiliation":[]},{"given":"Bogdan","family":"Pasca","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"journal-title":"Standard 754-1985 for Binary Floating-Point Arithmetic (also IEC 60559)","year":"1985","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707893"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2004.12.006"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629954"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2007.29"},{"key":"1","article-title":"revaluating fpgas for 64-bit floating-point calculations","author":"strenski","year":"2008","journal-title":"HPC Wire"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762363"},{"key":"7","article-title":"hybrid floating point technique yields 1.2 gigasample per second 32 to 2048 point floating point fft in a single fpga","author":"andraka","year":"2006","journal-title":"High Performance Embedded Computing Workshop"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629963"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580184"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272296"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.61"},{"journal-title":"When FPGAs are better at floating-point than microprocessors","year":"2007","author":"de dinechin","key":"8"}],"event":{"name":"2009 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2009,8,31]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2009,9,2]]}},"container-title":["2009 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5247666\/5272229\/05272553.pdf?arnumber=5272553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:51:47Z","timestamp":1489877507000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5272553\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2009.5272553","relation":{},"subject":[],"published":{"date-parts":[[2009,8]]}}}