{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:01:37Z","timestamp":1725660097244},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339175","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"675-678","source":"Crossref","is-referenced-by-count":5,"title":["Fast and accurate Single Bit Error injection into SRAM Based FPGAs"],"prefix":"10.1109","author":[{"given":"U.","family":"Kretzschmar","sequence":"first","affiliation":[]},{"given":"A.","family":"Astarloa","sequence":"additional","affiliation":[]},{"given":"J.","family":"Jimenez","sequence":"additional","affiliation":[]},{"given":"M.","family":"Garay","sequence":"additional","affiliation":[]},{"given":"J. Del","family":"Ser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx Documentation","article-title":"Device reliability report, fourth quarter 2010","year":"2011","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.80"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2011.6089684"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.11"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250097"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275794"},{"journal-title":"Xilinx Documentation","article-title":"Command Line Tools User Guide","year":"2010","key":"5"},{"key":"4","article-title":"SEU Strategies for Virtex-5 Devices","author":"chapman","year":"2009","journal-title":"Xilinx Documentation"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.79"},{"key":"8","article-title":"Virtex-5 SEU Critical Bit Information Extending the capability of the Virtex-5 SEU Controller","author":"chapman","year":"2010","journal-title":"Xilinx Documentation SEU Lounge"},{"journal-title":"Xilinx Documentation","article-title":"Xilinx-5 FPGA Configuration User Guide","year":"2010","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526471"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339175.pdf?arnumber=6339175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:17:32Z","timestamp":1490131052000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339175","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}