{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:30:41Z","timestamp":1725445841528},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339177","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"683-686","source":"Crossref","is-referenced-by-count":8,"title":["Design and implementation of fault-tolerant soft processors on FPGAs"],"prefix":"10.1109","author":[{"given":"Chuan","family":"Hong","sequence":"first","affiliation":[]},{"given":"Khaled","family":"Benkrid","sequence":"additional","affiliation":[]},{"given":"Xabier","family":"Iturbe","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Ebrahim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"PicoBlaze 8-bit embedded microcontroller user guide","year":"2011","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963946"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2167737"},{"journal-title":"Virtex-4 FPGA User Guide","year":"2008","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.854207"},{"journal-title":"Device Reliability Report","year":"2011","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2010.5546274"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.13"},{"journal-title":"Xilinx Application Note","article-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","year":"2001","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526471"},{"journal-title":"Xilinx Application Note","article-title":"Correcting Single-Event Upsets in Virtex-4 FPGA Configuration Memory","year":"2009","key":"9"},{"journal-title":"Virtex-4 FPGA Configuration User Guide","year":"2009","key":"8"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339177.pdf?arnumber=6339177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T01:13:33Z","timestamp":1490145213000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339177","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}