{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:41:32Z","timestamp":1761561692972,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339191","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"262-269","source":"Crossref","is-referenced-by-count":16,"title":["FPGA-based design and implementation of a multi-GBPS LDPC decoder"],"prefix":"10.1109","author":[{"given":"Alexios","family":"Balatsoukas-Stimming","sequence":"first","affiliation":[]},{"given":"Apostolos","family":"Dollas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011360"},{"journal-title":"Codes and decoding on general graphs","year":"1996","author":"wiberg","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.839541"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1981.1056404"},{"journal-title":"Probabilistic Reasoning in Intelligent Systems","year":"1988","author":"pearl","key":"14"},{"key":"11","first-page":"4","article-title":"A bit-serial approximate min-sum LDPC decoder and FPGA implementation","author":"carusone","year":"0","journal-title":"Proc IEEE Int Symp Circuits and Systems ISCAS 2006 May 2006"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/942893"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/18.910578"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970362"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055250"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.08.002"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929671"},{"key":"5","first-page":"548","article-title":"Multi-Gbps FPGA-based low density parity check (LDPC) decoder design","author":"wilson","year":"0","journal-title":"Proc Global Telecommunications Conf GLOBECOM '07 Nov 2007"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511791338"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891098"},{"key":"8","first-page":"113","article-title":"A FPGA and ASIC implementation of rate 1\/2, 8088-b irregular low density parity check decoder","volume":"1","author":"chen","year":"0","journal-title":"Proc Global Telecommunications Conf GLOBECOM '03 Dec 2003"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339191.pdf?arnumber=6339191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:09:45Z","timestamp":1490130585000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339191","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}