{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:02:54Z","timestamp":1725616974650},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339192","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"270-276","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing packet lookup in time and space on FPGA"],"prefix":"10.1109","author":[{"given":"Thilan","family":"Ganegedara","sequence":"first","affiliation":[]},{"given":"Viktor","family":"Prasanna","sequence":"additional","affiliation":[]},{"given":"Gordon","family":"Brebner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Virtex-6 Lxt Fpgas","year":"0","key":"19"},{"journal-title":"Ieee 802 1q Standard","year":"0","key":"17"},{"journal-title":"Multiprotocol Label Switching","year":"0","key":"18"},{"journal-title":"Branch and Bound Algorithm","year":"0","key":"15"},{"journal-title":"Ieee 802 1ah-2008","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046223"},{"journal-title":"A Tutorial on Integer Programming","year":"0","author":"trick","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.42"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.102"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2012.2188643"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912115"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2009.5307429"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.12"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950461"},{"key":"7","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1109\/HOTI.2007.10","article-title":"A memory-balanced linear pipeline architecture for trie-based ip lookup","author":"jiang","year":"2007","journal-title":"High-Performance Interconnects 2007 HOTI 2007 15th Annual IEEE Symposium on"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.31"},{"journal-title":"IPv6 Addressing Architecture","year":"0","key":"5"},{"journal-title":"Q-in-q","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2010.5462139"},{"key":"8","first-page":"8","article-title":"Openflow mpls and the open source label switched router","author":"kempf","year":"2011","journal-title":"Teletraffic Congress (ITC) 2011 23rd International"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339192.pdf?arnumber=6339192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,5]],"date-time":"2019-07-05T01:48:20Z","timestamp":1562291300000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339192","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}