{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:19:14Z","timestamp":1730222354565,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339193","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"277-283","source":"Crossref","is-referenced-by-count":2,"title":["Architecture and FPGA implementation of a 10.7 Gbit\/s OTN Regenerator for optical communication systems"],"prefix":"10.1109","author":[{"given":"Rodrigo","family":"Bernardo","sequence":"first","affiliation":[]},{"given":"Luis R.","family":"Monte","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Mobilon","sequence":"additional","affiliation":[]},{"given":"Valentino","family":"Corso","sequence":"additional","affiliation":[]},{"given":"Arley H.","family":"Salvador","sequence":"additional","affiliation":[]},{"given":"Carolina G.","family":"Neves","sequence":"additional","affiliation":[]},{"given":"Cleber A.","family":"Nakandakare","sequence":"additional","affiliation":[]},{"given":"Daniele R.","family":"da Silva","sequence":"additional","affiliation":[]},{"given":"Luis P. F.","family":"de Barros","sequence":"additional","affiliation":[]},{"given":"Ronaldo F.","family":"da Silva","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1002\/0471221147"},{"year":"2001","author":"agrawal","journal-title":"Nonlinear Fiber Optics","key":"2"},{"year":"2012","journal-title":"Xilinx Virtex-6 HXT 40G\/100G Development Platform","key":"10"},{"year":"2009","journal-title":"ITU-Recommendation G 709\/Y 1331","article-title":"Interfaces for the Optical Transport Network (OTN)","key":"1"},{"year":"2004","author":"lin","journal-title":"Error Control Coding Fundamentals and Applications","key":"7"},{"year":"2012","author":"wai","journal-title":"Field Programmable Gate Array Implementation of Reed-Solomon Code RS(255 239)","key":"6"},{"year":"2011","journal-title":"User Guide UG371","article-title":"Virtex-6 FPGA GTH Transceivers","key":"5"},{"year":"2006","journal-title":"Itu-t recommendation g","article-title":"Characteristics of optical transport hierarchy equipment functional blocks","key":"4"},{"year":"2012","journal-title":"Preliminary Datasheet Rev 04","article-title":"Si5369, Any-Frequency Precision Clock Multiplier\/Jitter Attenuator","key":"9"},{"key":"8","article-title":"A high speed, low complexity Reed-Solomon decoder for optical communications","volume":"52","author":"lee","year":"2005","journal-title":"IEEE Transactions on Circuits and Systems-II"},{"year":"2012","journal-title":"ONT-512 Optical Network Tester","key":"11"},{"key":"12","first-page":"87","article-title":"Architecture and Implementation of a 100G OTN Processor","author":"monte","year":"2012","journal-title":"VII SEMINATEC 2012 Brazil"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339193.pdf?arnumber=6339193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:04:57Z","timestamp":1490130297000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339193","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}