{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T11:39:20Z","timestamp":1770291560356,"version":"3.49.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339194","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"284-291","source":"Crossref","is-referenced-by-count":18,"title":["High-level aging estimation for FPGA-mapped designs"],"prefix":"10.1109","author":[{"given":"Abdulazim","family":"Amouri","sequence":"first","affiliation":[]},{"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2004.1358928"},{"key":"22","year":"2010","journal-title":"CAD Group ITC'99 Benchmarks"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320154"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052306"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173308"},{"key":"13","first-page":"162","article-title":"Timing control degradation and NBTI\/PBTI tolerant design for Write-replica circuit in nanoscale CMOS SRAM","author":"yang","year":"0","journal-title":"VLSI Design Automation and Test 2009 VLSI-DAT '09 International Symposium 2009"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796494"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512772"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132704"},{"key":"3","year":"2012","journal-title":"Speedster22i FPGAs [Online]"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.88"},{"key":"2","year":"2010","journal-title":"Introducing Innovations at 28 Nm to Move Beyond Moores Law Altera White Paper"},{"key":"1","author":"przybus","year":"2010","journal-title":"Xilinx Redefines Power Performance and Design Productivity with Three New 28 Nm FPGA Families Virtex-7 Kintex-7 and Artix-7 Devices Xilinx White Paper"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681656"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796522"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1983.25667"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","location":"Oslo, Norway","start":{"date-parts":[[2012,8,29]]},"end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339194.pdf?arnumber=6339194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:04:55Z","timestamp":1490130295000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339194\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339194","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}