{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:12:35Z","timestamp":1725502355638},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339195","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"292-299","source":"Crossref","is-referenced-by-count":2,"title":["Tolerating multiple faults with proximate manifestations in FPGA-based critical designs for harsh environments"],"prefix":"10.1109","author":[{"given":"Jaime","family":"Espinosa","sequence":"first","affiliation":[]},{"given":"David","family":"de Andres","sequence":"additional","affiliation":[]},{"given":"Juan","family":"Carlos Ruiz","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Gil","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite","year":"2011","author":"dye","key":"19"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.42"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.12"},{"key":"23","first-page":"159","author":"gil","year":"2003","journal-title":"Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2001422"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.25"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.85"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860742"},{"journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","year":"2006","author":"carmichael","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821791"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.108"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147070"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.11.017"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.854207"},{"key":"4","first-page":"1","article-title":"Consequences and Categories of SRAM FPGA Configuration SEUs","author":"graham","year":"0","journal-title":"Military and Aerospace Programmable Logic Devices International Conference 2003"},{"journal-title":"Device Reliability Report","year":"2011","key":"9"},{"journal-title":"Fault representativeness","year":"2002","author":"gil","key":"8"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339195.pdf?arnumber=6339195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T01:04:55Z","timestamp":1490144695000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339195\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339195","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}