{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:21:00Z","timestamp":1725618060352},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339204","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"353-360","source":"Crossref","is-referenced-by-count":3,"title":["Adding dataflow-driven execution control to a Coarse-Grained Reconfigurable Array"],"prefix":"10.1109","author":[{"given":"Robin","family":"Panda","sequence":"first","affiliation":[]},{"given":"Carl","family":"Ebeling","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Hauck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_3"},{"journal-title":"Multi-Kernel Macah Support and Applications","year":"2010","author":"knight","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339255"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.63"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017912"},{"key":"13","article-title":"Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops","author":"ramakrishna rau","year":"0","journal-title":"In Proceedings of the 27th Annual International Symposium on Microarchitecture 1994"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377617"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.47"},{"key":"12","article-title":"Tabula's Time Machine","author":"halfhill","year":"2010","journal-title":"Microprocessor Report"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655933"},{"key":"2","article-title":"ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix","author":"mei","year":"0","journal-title":"Field Programmable Logic and Applications (FPL) International Conference On 2003"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272293"},{"journal-title":"Am2000 Family Architecture Reference","year":"2008","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.81"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339204.pdf?arnumber=6339204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:59:53Z","timestamp":1490129993000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339204","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}