{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:01:32Z","timestamp":1729670492127,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339205","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"361-366","source":"Crossref","is-referenced-by-count":0,"title":["A 16-configuration-context robust optically reconfigurable gate array with a reconfiguration speed adjustment function"],"prefix":"10.1109","author":[{"given":"Takashi","family":"Yoza","sequence":"first","affiliation":[]},{"given":"Minoru","family":"Watanabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-008-9210-9"},{"key":"17","first-page":"265","article-title":"Optically Reconfigurable Processors","volume":"74","author":"mumbru","year":"1999","journal-title":"SPIE Critical Review 1999 Euro-American Workshop on Optoelectronic Information Processing"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1364\/AO.47.004692"},{"key":"15","first-page":"763","article-title":"Optically Programmable Gate Array","volume":"4089","author":"mumbru","year":"2000","journal-title":"SPIE of Optics in Computing"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1117\/12.363963"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/92.335020"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/EMAP.2000.904192"},{"key":"11","article-title":"Devices and architecture concurrent optimization for FPGA transient soft error rate","author":"liu","year":"0","journal-title":"International Conference on Computer Aided Design 2007"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313329"},{"key":"21","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1007\/978-3-642-12133-3_14","article-title":"MEMS dynamic optically reconfigurable gate array usable under a space radiation environment","volume":"5992","author":"seto","year":"2010","journal-title":"International Workshop on Applied Reconfigurable Computing Lecture Notes in Computer Science"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2009.2024173"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3510"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/JQE.2008.916705"},{"key":"24","first-page":"289","article-title":"An analogue reconfiguration period adjustment technique for optically reconfigurable gate arrays","author":"mabuchi","year":"2008","journal-title":"IEEE International Conference on Field Programmable Technology"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2010.5546252"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.17"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/CLEOPR.2001.970858"},{"key":"28","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-47864-5","volume":"7","author":"coufal","year":"2000","journal-title":"Holographic Data Storage"},{"key":"3","doi-asserted-by":"crossref","first-page":"3525","DOI":"10.1109\/TNS.2006.886152","article-title":"Radiation Characterization of a Hardened 0.22 um Anti-Fuse Field Programmable Gate Array","volume":"53","author":"nejad","year":"0","journal-title":"IEEE Transactions on Nuclear Science"},{"journal-title":"Aerospace and RadTolerant FPGAs","year":"0","key":"2"},{"key":"10","first-page":"108","article-title":"Evaluation of the Errors of Commercial Semiconductor Devices in a Space Radiation Environment","volume":"j88 b","author":"ikeda","year":"2005","journal-title":"Trans of the Institute of Electronics Information and Communication Engineers B"},{"journal-title":"RTAS FPGA","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1992.271301"},{"journal-title":"Single-Event Upset Mitigation for Xilinx FPGA Block Memories","year":"2007","author":"miller","key":"6"},{"journal-title":"Xilinx Product Data Sheets","year":"0","key":"5"},{"journal-title":"Altera Devices","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.821830"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.855818"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339205.pdf?arnumber=6339205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T01:57:13Z","timestamp":1498010233000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339205","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}