{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T13:51:27Z","timestamp":1770558687191,"version":"3.49.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339206","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"367-372","source":"Crossref","is-referenced-by-count":41,"title":["Non-volatile 3D stacking RRAM-based FPGA"],"prefix":"10.1109","author":[{"given":"Yi-Chung","family":"Chen","sequence":"first","affiliation":[]},{"given":"Wenhua","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","author":"mishchenko","year":"2009","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"17","author":"minkovich","year":"2007","journal-title":"MCNC Benchmark"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"15","author":"kuon","year":"2008","journal-title":"Intelligent FPGA Architecture Repository"},{"key":"16","author":"wilton","year":"1997","journal-title":"Architectures and algorithms for field-programmable gate arrays with embedded memory"},{"key":"13","author":"betz","year":"2009","journal-title":"VPR and T-VPack 5 0 2"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"11","first-page":"73","article-title":"A Look Up Table Design with 3D Bipolar RRAMs","author":"chen","year":"2012","journal-title":"ASPDAC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271619"},{"key":"21","author":"zhao","year":"2008","journal-title":"Predictive Technology Model (PTM)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"20","year":"2008","journal-title":"TSMC CMOS 0 18?m Technology"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041555"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/92.784093"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941484"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"9","year":"2011","journal-title":"International Technology Roadmap for Semiconductors 2011 Edition"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201102132"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","location":"Oslo, Norway","start":{"date-parts":[[2012,8,29]]},"end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339206.pdf?arnumber=6339206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T02:03:34Z","timestamp":1490148214000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339206","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}