{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:19:18Z","timestamp":1730222358918,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339223","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"307-314","source":"Crossref","is-referenced-by-count":0,"title":["Automatically exploiting regularity in applications to reduce reconfiguration memory requirements"],"prefix":"10.1109","author":[{"given":"Fatma","family":"Abouelella","sequence":"first","affiliation":[]},{"given":"Karel","family":"Bruneel","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/JSSC.2005.864128"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DATE.2009.5090804"},{"year":"2000","journal-title":"IEEE Standard VHDL Language Reference Manual (1076-2000)","key":"10"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/FPL.2008.4629964"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/FCCM.2011.36"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/FPL.2011.69"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/IEMBS.2004.1403861"},{"key":"4","first-page":"249","article-title":"Efficient packet matching for gigabit network intrusion detection using TCAMs","volume":"1","author":"gao","year":"2006","journal-title":"International Conference on Advanced Information Networking and Applications"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/FPL.2011.39"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/FPL.2010.18"},{"year":"2001","journal-title":"IEEE Standard Verilog Hardware Description Language (1364-2001)","key":"11"},{"key":"12","first-page":"8","article-title":"Dynamically reconfigurable pattern matcher for regular expressions on FPGA","author":"davidson","year":"2011","journal-title":"PARCO"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339223.pdf?arnumber=6339223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:26:31Z","timestamp":1490131591000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339223","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}