{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:58:54Z","timestamp":1729630734170,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339224","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"315-321","source":"Crossref","is-referenced-by-count":12,"title":["Mapping logic to reconfigurable FPGA routing"],"prefix":"10.1109","author":[{"given":"Karel","family":"Heyse","sequence":"first","affiliation":[]},{"given":"Karel","family":"Bruneel","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ICCAD.2004.1382677"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/258305.258316"},{"key":"10","article-title":"Dynamically Reconfigurable Pattern Matcher for Regular Expressions on FPGA","author":"davidson","year":"2011","journal-title":"ParaFPGA"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/2003695.2003703"},{"key":"7","first-page":"1","article-title":"Technology Mapping with Boolean Matching, Supergates and Choices","author":"mishchenko","year":"2005","journal-title":"Technical Report Dept of EECS"},{"key":"6","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1007\/978-3-642-12133-3_20","article-title":"TROUTE: A reconfigurability-aware FPGA router","volume":"5992","author":"bruneel","year":"2010","journal-title":"Lecture Notes in Computer Science"},{"key":"5","article-title":"Dynamic Circuit Specialisation for Key-Based Encryption Algorithms and DNA Alignment","volume":"2012","author":"davidson","year":"2011","journal-title":"International Journal of Reconfigurable Computing"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/43.273754"},{"year":"0","author":"somenzi","journal-title":"CUDD CU Decision Diagram Package","key":"9"},{"year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification","key":"8"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339224.pdf?arnumber=6339224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:56:59Z","timestamp":1497995819000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339224","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}