{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:44:19Z","timestamp":1742402659667},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339235","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"14-19","source":"Crossref","is-referenced-by-count":14,"title":["Detecting power attacks on reconfigurable hardware"],"prefix":"10.1109","author":[{"given":"Adrien Le","family":"Masle","sequence":"first","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Aoki Laboratory Webpage","year":"0","key":"17"},{"journal-title":"Virtex-6 FPGA Data Sheet DC and Switching Characteristics DS152 (V3 4)","year":"2012","key":"15"},{"key":"16","first-page":"68","article-title":"Parametric encryption hardware design","author":"le masle","year":"0","journal-title":"ARC '10"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2010.5483027"},{"journal-title":"Virtex-6 FPGA System Monitor User Guide UG370 (V1 1)","year":"2010","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132682"},{"key":"3","first-page":"335","article-title":"Updates on the security of FPGAs against power analysis attacks","author":"standaert","year":"0","journal-title":"ARC '06"},{"key":"2","first-page":"84","article-title":"Power analysis attacks against FPGA implementations of the DES","author":"standaert","year":"0","journal-title":"FPL '04"},{"key":"1","first-page":"789","article-title":"Differential power analysis","author":"kocher","year":"0","journal-title":"Journal of Cryptology'99"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"7","first-page":"56","article-title":"FPGA implementations of the AES masked against power analysis attacks","author":"regazzoni","year":"2011","journal-title":"COSADE"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"6"},{"key":"5","first-page":"35","article-title":"Power-analysis attacks on an FPGA: First experimental results","author":"ors","year":"0","journal-title":"CHES '03"},{"key":"4","first-page":"724","article-title":"Power analysis attacks of modular exponentiation in smartcards","author":"messerges","year":"0","journal-title":"Ches '99"},{"key":"9","first-page":"33","article-title":"Generic side-channel counter-measures for reconfigurable devices","author":"gu?neysu","year":"0","journal-title":"CHES '11"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.65"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339235.pdf?arnumber=6339235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T01:04:46Z","timestamp":1490144686000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339235","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}