{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:17:16Z","timestamp":1725477436436},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339239","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"41-48","source":"Crossref","is-referenced-by-count":1,"title":["EmPower: FPGA based rapid prototyping of dynamic power management algorithms for multi-processor systems on chip"],"prefix":"10.1109","author":[{"given":"Chirag","family":"Ravishankar","sequence":"first","affiliation":[]},{"given":"Sundaram","family":"Ananthanarayan","sequence":"additional","affiliation":[]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Kennings","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555793"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692700"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687457"},{"key":"15","article-title":"Voltage-frequency island partitioning for gals-based networks-on-chip","author":"ogras","year":"0","journal-title":"Proceedings of the 44th Annual DAC 2007"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005309"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854174"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466176"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380625"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785553"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433997"},{"key":"2","article-title":"Sunflower: Full-system, embedded microarchitecture evaluation","author":"stanley-marbell","year":"2007","journal-title":"HPEAC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534925"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433920"},{"key":"6","article-title":"The intel 48-core single-chip cloud computer (scc) processor: Programmers view","author":"mattson","year":"0","journal-title":"Int Conf High Performance Computing 2010"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840939"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391627"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216936"},{"key":"8","article-title":"The ramp architecture & description language","author":"gibeling","year":"0","journal-title":"2nd Workshop on Architecture Research Using FPGA Platforms 2006"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339239.pdf?arnumber=6339239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T00:59:51Z","timestamp":1490144391000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339239","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}