{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:12:59Z","timestamp":1729624379672,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339240","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"49-56","source":"Crossref","is-referenced-by-count":12,"title":["Limitations of incremental signal-tracing for FPGA debug"],"prefix":"10.1109","author":[{"given":"Eddie","family":"Hung","sequence":"first","affiliation":[]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.103"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377673"},{"key":"15","first-page":"41","article-title":"Instrumenting Bit-streams for Debugging FPGA Circuits","author":"graham","year":"0","journal-title":"Field-Programmable Custom Computing Machines 2001 FCCM '01 The 9th Annual IEEE Symposium on"},{"key":"16","doi-asserted-by":"crossref","first-page":"874","DOI":"10.1007\/3-540-45591-4_121","article-title":"JRoute: A Run-Time Routing API for FPGA Hardware","volume":"1800","author":"keller","year":"2000","journal-title":"Lecture Notes in Computer Science"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.722907"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2742-8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810644"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896480"},{"key":"3","article-title":"Verification","volume":"3","year":"2011","journal-title":"Quartus II Handbook Version 10 1 [R]"},{"key":"2","first-page":"414","article-title":"Replacing Testing with Formal Verification in Intel(R) Core(TM) i7 Processor Execution Engine Validation","author":"kaivola","year":"0","journal-title":"CAV '09 Proc of the 21st International Conference on Computer Aided Verification 2009"},{"journal-title":"International Technology Roadmap for Semiconductors 2007 Edition Design","year":"2008","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950447"},{"key":"7","first-page":"483","article-title":"Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification","author":"wheeler","year":"0","journal-title":"FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications 2001"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770739"},{"journal-title":"Certus ASIC Multi-FPGA Prototyping Debug Suite","year":"2012","key":"5"},{"journal-title":"ChipScope Pro 12 3 Software and Cores User Guide","year":"2010","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug","volume":"28","author":"ko","year":"2009","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Trans on"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.102"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339240.pdf?arnumber=6339240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:57:10Z","timestamp":1497995830000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339240","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}