{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T20:53:23Z","timestamp":1769633603845,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339255","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"157-164","source":"Crossref","is-referenced-by-count":5,"title":["Multi-kernel floorplanning for enhanced CGRAS"],"prefix":"10.1109","author":[{"given":"Aaron","family":"Wood","sequence":"first","affiliation":[]},{"given":"Adam","family":"Knight","sequence":"additional","affiliation":[]},{"given":"Benjamin","family":"Ylvisaker","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Hauck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.47"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339255"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"7th International Workshop on Field-Programmable Logic and Applications (September 01-03 1997)"},{"key":"3","author":"van essen","year":"2010","journal-title":"Improving the Energy Efficiency of Coarse-Grained Reconfigurable Arrays"},{"key":"2","author":"knight","year":"2010","journal-title":"Multi-Kernel Macah Support and Applications"},{"key":"1","year":"0"},{"key":"10","first-page":"55","article-title":"A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing","author":"butts","year":"2008","journal-title":"Proc IEEE Symp FPGAs for Custom Computing Machines (FCCM)"},{"key":"7","first-page":"292","article-title":"Floorplan design for multimillion gate FPGAs","author":"lei","year":"2004","journal-title":"Computer Aided Design 2004 ICCAD-2004 IEEE\/ACM International Conference on"},{"key":"6","year":"0","journal-title":"PlanAhead 13 2 User Guide"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"key":"4","author":"ylvisaker","year":"2010","journal-title":"\"C-Level\" Programming of Parallel Coprocessor Accelerators"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168877"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296427"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","location":"Oslo, Norway","start":{"date-parts":[[2012,8,29]]},"end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339255.pdf?arnumber=6339255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,5]],"date-time":"2019-07-05T01:49:17Z","timestamp":1562291357000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339255","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}