{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:38:15Z","timestamp":1729629495824,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339261","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"203-208","source":"Crossref","is-referenced-by-count":3,"title":["Verification of streaming designs by combining symbolic simulation and equivalence checking"],"prefix":"10.1109","author":[{"given":"Tim","family":"Todman","sequence":"first","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2006","author":"dutertre","journal-title":"The Yices SMT Solver","key":"15"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/FPGA.1995.477422"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/DSD.2010.78"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1016\/S1383-7621(00)00052-7"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/FPL.2010.59"},{"key":"12","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1007\/978-3-540-95891-8_46","article-title":"Design validation by symbolic simulation and equivalence checking: A case study in memory optimization for image manipulation","volume":"5404","author":"susanto","year":"2009","journal-title":"Lecture Notes in Computer Science"},{"key":"3","article-title":"Inside the Pentium FDIV bug","author":"coe","year":"1995","journal-title":"Dr Dobb's Journal"},{"year":"2011","journal-title":"MaxCompiler White Paper","key":"2"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/FCCM.2010.28"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ReConFig.2009.31"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/1878961.1878969"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1023\/A:1011132326153"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/FPGA.1999.803664"},{"year":"2012","journal-title":"Formality Equivalence Checking for DC Ultra","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1007\/s10817-006-9039-9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/FPT.2011.6132692"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339261.pdf?arnumber=6339261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T01:57:13Z","timestamp":1498010233000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339261","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}