{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:00:42Z","timestamp":1729677642403,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339372","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T17:47:45Z","timestamp":1351273665000},"page":"567-570","source":"Crossref","is-referenced-by-count":5,"title":["Automatic generation of application-specific accelerators for FPGAs from python loop nests"],"prefix":"10.1109","author":[{"given":"David","family":"Sheffield","sequence":"first","affiliation":[]},{"given":"Michael","family":"Anderson","sequence":"additional","affiliation":[]},{"given":"Kurt","family":"Keutzer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"Sejits: Getting productivity and performance with selective embedded jit specialization","author":"catanzaro","year":"2009","journal-title":"PMEA"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/2038037.1941562"},{"journal-title":"Ug406 Virtex-6 Fpga Memory Interface Solutions","year":"0","key":"10"},{"journal-title":"Optimizing Compilers for Modern Architectures","year":"2002","author":"allen","key":"1"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1023\/A:1015341305426","article-title":"Pico-npa","author":"schreiber","year":"2002","journal-title":"Journal of VLSI Signal Processing"},{"key":"6","article-title":"Tutorial on high-level synthesis","author":"mcfarland","year":"1988","journal-title":"DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.06.007"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.908452"},{"key":"8","volume":"1","author":"waterman","year":"2011","journal-title":"The Risc-v Isa Manual"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339372.pdf?arnumber=6339372","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:57:10Z","timestamp":1497995830000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339372\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339372","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}