{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T04:25:33Z","timestamp":1761971133765,"version":"build-2065373602"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/fpl.2012.6339374","type":"proceedings-article","created":{"date-parts":[[2012,10,26]],"date-time":"2012-10-26T21:47:45Z","timestamp":1351288065000},"page":"575-578","source":"Crossref","is-referenced-by-count":2,"title":["Performance analysis of fully-adaptable CRC accelerators on an FPGA"],"prefix":"10.1109","author":[{"given":"Amila","family":"Akagic","sequence":"first","affiliation":[]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","volume":"3","author":"ji","year":"2002","journal-title":"Fast Parallel CRC Algorithm and Implementation on A Configurable Processor"},{"key":"2","first-page":"563","author":"henriksson","year":"2003","journal-title":"Implementation of Fast CRC Calculation"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234528"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2082156.2082175"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISAS.2011.5960941"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008741"},{"key":"4","first-page":"855","article-title":"A Systematic Approach to Building High Performance Software-Based CRC Generators","author":"berry","year":"2005","journal-title":"ISCC '05 Proceedings of the 10th IEEE Symposium on Computers and Communications"},{"key":"9","first-page":"20","article-title":"A scalable and high performance software iSCSI implementation","volume":"4","author":"joglekar","year":"0","journal-title":"Proceedings of the 4th conference on USENIX Conference on File and Storage Technologies"},{"key":"8","first-page":"1231","article-title":"A fast CRC implementation on FPGA using a pipelined architecture for the polynomial division","volume":"3","author":"monteiro","year":"0","journal-title":"Proc of the 8th IEEE International Conference on Electronics Circuits and Systems 2001 ICECS 2001"}],"event":{"name":"2012 22nd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2012,8,29]]},"location":"Oslo, Norway","end":{"date-parts":[[2012,8,31]]}},"container-title":["22nd International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6330714\/6339128\/06339374.pdf?arnumber=6339374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T01:22:01Z","timestamp":1490145721000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6339374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/fpl.2012.6339374","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}