{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:11Z","timestamp":1725612491200},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/fpl.2013.6645497","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T20:10:16Z","timestamp":1383163816000},"page":"1-8","source":"Crossref","is-referenced-by-count":16,"title":["Altering LUT configuration for wear-out mitigation of FPGA-mapped designs"],"prefix":"10.1109","author":[{"given":"Parthasarathy M. B.","family":"Rao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdulazim","family":"Amouri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saman","family":"Kiamehr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Programmable Logic Block Having Lookup Table with Partial Output Signal Driving Carry Multiplexer","year":"2007","author":"young","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412136"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"journal-title":"FPGA lookup table with transmission gate structure for reliable low-voltage operation","year":"2003","author":"pi","key":"12"},{"key":"3","article-title":"Lowering power at 28 nm with xilinx 7 series fpgas","author":"hussein","year":"2012","journal-title":"Xilinx White Paper Feb"},{"journal-title":"Altera White Paper","article-title":"Introducing innovations at 28 nm to move beyond moores law","year":"2010","key":"2"},{"key":"1","article-title":"Xilinx redefines power, performance, and design productivity with three new 28 nm fpga families: Virtex-7, kintex-7, and artix-7 devices","author":"przybus","year":"2010","journal-title":"Xilinx White Paper"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132704"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241838"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558911"},{"journal-title":"Altera White Paper","article-title":"Reducing total system cost with low-power 28-nm fpgas","year":"2012","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.88"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70235"}],"event":{"name":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2013,9,2]]},"location":"Porto, Portugal","end":{"date-parts":[[2013,9,4]]}},"container-title":["2013 23rd International Conference on Field programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6632515\/6645482\/06645497.pdf?arnumber=6645497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:22:22Z","timestamp":1490217742000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6645497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl.2013.6645497","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}