{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:13:53Z","timestamp":1729667633554,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/fpl.2013.6645499","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T20:10:16Z","timestamp":1383163816000},"page":"1-7","source":"Crossref","is-referenced-by-count":5,"title":["Defect-robust FPGA architectures for intellectual property cores in system LSI"],"prefix":"10.1109","author":[{"given":"Motoki","family":"Amagasaki","sequence":"first","affiliation":[]},{"given":"Kazuki","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"Qian","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Iida","sequence":"additional","affiliation":[]},{"given":"Morihiro","family":"Kuga","sequence":"additional","affiliation":[]},{"given":"Toshinori","family":"Sueyoshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","article-title":"IWLS'93 benchmark set: Version 4.0","author":"mcelvain","year":"1993","journal-title":"Distributed as part of the MCNC International Workshop on Logic Synthesis '93 benchmark distribution"},{"key":"18","first-page":"3","article-title":"The effect of lut and cluster size on deep-submicron fpga performance and density","author":"ahmed","year":"2000","journal-title":"Proc FPGAs"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"16","first-page":"101","article-title":"A design framework for reconfigurable ips with vlsi cads","volume":"112","author":"zhao","year":"2012","journal-title":"Proc of the IEICE Technical Report"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2009","author":"mishchenko","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E95.D.303"},{"key":"12","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1145\/1508128.1508150","article-title":"VPR 5.0: Fpga cad and architecture exploration tools with single-drive routing, heterogeneity and process scaling","author":"luu","year":"2009","journal-title":"Proc of the 2009 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"},{"journal-title":"Electronics System Design Techniques for Safety Critical Applications","year":"2008","author":"sterpone","key":"3"},{"key":"2","first-page":"180","author":"kastensmidt","year":"2006","journal-title":"Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing"},{"year":"2012","key":"1"},{"key":"10","first-page":"1","article-title":"FPGA with selfrepair capabilities","author":"durand","year":"1994","journal-title":"Proc the ACM International Workshop on Field Programmable Gate Arrays"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"6","first-page":"187","article-title":"Tolerating operational faults in cluster-based fpgas","author":"vijay","year":"2000","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416766"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E95.A.2347"},{"key":"9","first-page":"1","article-title":"A novel approach to defect tolerant design for sram based fpgas","author":"kelly","year":"1994","journal-title":"Proc the ACM International Workshop on Field Programmable Gate Arrays"},{"key":"8","first-page":"1104","article-title":"Defect and fault tolerance sram-based fpgas by shifting the configuration data","volume":"e83 d","author":"doumar","year":"2000","journal-title":"IEICE Trans on Information and Systems"}],"event":{"name":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2013,9,2]]},"location":"Porto, Portugal","end":{"date-parts":[[2013,9,4]]}},"container-title":["2013 23rd International Conference on Field programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6632515\/6645482\/06645499.pdf?arnumber=6645499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,10]],"date-time":"2022-03-10T22:40:31Z","timestamp":1646952031000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6645499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpl.2013.6645499","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}