{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T16:40:47Z","timestamp":1782405647754,"version":"3.54.5"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/fpl.2013.6645504","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T20:10:16Z","timestamp":1383163816000},"page":"1-8","source":"Crossref","is-referenced-by-count":34,"title":["RIFFA 2.0: A reusable integration framework for FPGA accelerators"],"prefix":"10.1109","author":[{"given":"Matthew","family":"Jacobsen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570793"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-009-0081-9"},{"key":"10","article-title":"A unified hardware\/software runtime environment for fpga-based reconfigurable computers using borph","author":"brodersen","year":"2006","journal-title":"CODES+ISSS '06"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2010.5543743"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.29"},{"key":"6","year":"2009","journal-title":"Open Component Portability Infrastructure (Opencpi)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.44"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723134"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344703"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311336"},{"key":"11","article-title":"Understanding performance of pci express systems","author":"goldhammer","year":"2008","journal-title":"White Paper Xilinx Virtex-4 and Virtex-5 FPGAs"}],"event":{"name":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL)","location":"Porto, Portugal","start":{"date-parts":[[2013,9,2]]},"end":{"date-parts":[[2013,9,4]]}},"container-title":["2013 23rd International Conference on Field programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6632515\/6645482\/06645504.pdf?arnumber=6645504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:16:58Z","timestamp":1490217418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6645504\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2013.6645504","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}