{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:53:29Z","timestamp":1725638009639},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/fpl.2013.6645510","type":"proceedings-article","created":{"date-parts":[[2013,10,31]],"date-time":"2013-10-31T00:10:16Z","timestamp":1383178216000},"page":"1-6","source":"Crossref","is-referenced-by-count":13,"title":["Impact of hard macro size on FPGA clock rate and place\/route time"],"prefix":"10.1109","author":[{"given":"Christopher","family":"Lavin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brent","family":"Nelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad","family":"Hutchings","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","article-title":"Automated method to generate bitstream intellectual property cores for virtex fpgas","author":"horta","year":"2004","journal-title":"Proc Field Programmable Logic 2004"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681429"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/NAECON.2008.4806555"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/544536.544540"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"5","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1109\/FPL.2008.4629918","article-title":"ReCoBus-Builder a novel tool and technique to build statically and dynamically reconfigurable systems for fpgas","author":"koch","year":"2008","journal-title":"Field Programmable Logic and Applications 2008 FPL 2008 International Conference on"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.74"},{"journal-title":"FPGA Floor-planning Impact on Implementation Results","year":"2012","author":"lamprecht","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339254"},{"journal-title":"Using Hard Macros to Accelerate FPGA Compilation for Xilinx FPGAs","year":"2012","author":"lavin","key":"11"}],"event":{"name":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2013,9,2]]},"location":"Porto, Portugal","end":{"date-parts":[[2013,9,4]]}},"container-title":["2013 23rd International Conference on Field programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6632515\/6645482\/06645510.pdf?arnumber=6645510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:07:30Z","timestamp":1498093650000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6645510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpl.2013.6645510","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}