{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T23:22:25Z","timestamp":1772061745704,"version":"3.50.1"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/fpl.2013.6645515","type":"proceedings-article","created":{"date-parts":[[2013,10,31]],"date-time":"2013-10-31T00:10:16Z","timestamp":1383178216000},"page":"1-8","source":"Crossref","is-referenced-by-count":53,"title":["A high-performance overlay architecture for pipelined execution of data flow graphs"],"prefix":"10.1109","author":[{"given":"Davor","family":"Capalija","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tarek S.","family":"Abdelrahman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6345-1_17"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375596"},{"key":"36","article-title":"Mapping applications onto reconfigurable kress arrays","author":"hartenstein","year":"0","journal-title":"Proc of FPL'99"},{"key":"18","article-title":"Synthesis of embedded software from synchronous dataflow specifications","author":"bhattacharyya","year":"0","journal-title":"J VLSI Signal Process Systems"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2167713"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229277"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272505"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000291"},{"key":"13","first-page":"9","article-title":"SPICE2: Spatial processors interconnected for concurrent execution for accelerating the spice circuit simulator using an fpga","volume":"31","author":"kapre","year":"2012","journal-title":"IEEE TCAD"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.25"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.49"},{"key":"12","article-title":"Scalable memory hierarchies for embedded manycore systems","author":"ma","year":"0","journal-title":"Proc of ARC'12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.7"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.009"},{"key":"22","article-title":"SELF: Specification and design of synchronous elastic circuits","author":"cortadella","year":"0","journal-title":"Proc of TAU'06"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642631"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"26","year":"0"},{"key":"27","year":"0"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145725"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339135"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.17"},{"key":"2","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"1","year":"0"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/514581"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.55"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629411"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339204"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.41"},{"key":"9","article-title":"High performance programmable fpga overlay for digital signal processing","author":"mcgettrick","year":"0","journal-title":"Proceedings of ARCS '11"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.76"}],"event":{"name":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL)","location":"Porto, Portugal","start":{"date-parts":[[2013,9,2]]},"end":{"date-parts":[[2013,9,4]]}},"container-title":["2013 23rd International Conference on Field programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6632515\/6645482\/06645515.pdf?arnumber=6645515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:17:07Z","timestamp":1490231827000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6645515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/fpl.2013.6645515","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}