{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:05:40Z","timestamp":1761581140055,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/fpl.2013.6645541","type":"proceedings-article","created":{"date-parts":[[2013,10,31]],"date-time":"2013-10-31T00:10:16Z","timestamp":1383178216000},"page":"1-8","source":"Crossref","is-referenced-by-count":15,"title":["High-level synthesis with behavioral level multi-cycle path analysis"],"prefix":"10.1109","author":[{"given":"Hongbin","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Swathi T.","family":"Gurumani","sequence":"additional","affiliation":[]},{"given":"Liwei","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Kyle","family":"Rupnow","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1007\/978-1-4020-8588-8_6"},{"key":"35","first-page":"370","article-title":"Timing constraint-driven technology mapping for fpgas considering false paths and multi-clock domains","author":"cheng","year":"2007","journal-title":"ICCAD"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/1869459.1869469"},{"key":"36","first-page":"1192","article-title":"Chstone: A benchmark program suite for practical c-based high-level synthesis","author":"hara","year":"2008","journal-title":"ISCAS"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/FCCM.2010.51"},{"key":"33","first-page":"780","article-title":"A gradual scheduling framework for problem size reduction and cross basic block parallelism exploitation in high-level synthesis","author":"zheng","year":"2013","journal-title":"ASP-DAC"},{"year":"0","key":"15"},{"year":"1992","author":"gajski","journal-title":"High-Level Synthesis Introduction to Chip and System Design","key":"34"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/FPL.2012.6339272"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"doi-asserted-by":"publisher","key":"37","DOI":"10.1109\/92.365450"},{"key":"11","first-page":"69","article-title":"Bluespec system verilog: Efficient, correct rtl from high level specifications","author":"nikhil","year":"2004","journal-title":"MEMOCODE"},{"year":"0","journal-title":"National Instruments","key":"12"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/CGO.2004.1281665"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/53990.54022"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/43.406708"},{"key":"23","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1145\/196244.196448","article-title":"performance optimization using exact sensitization","author":"saldanha","year":"1994","journal-title":"31st Design Automation Conference"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1145\/288548.289059"},{"key":"25","first-page":"192","article-title":"Enhancing the performance of multicycle path analysis in an industrial setting","author":"higuchi","year":"2004","journal-title":"ASP-DAC"},{"key":"26","first-page":"1710","author":"d'silva","year":"2009","journal-title":"Fixed Points for Multi-cycle Path Detection"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/TCAD.2004.825872"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1145\/370155.370576"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1109\/ICCAD.2008.4681547"},{"key":"3","article-title":"Xpilot: A platform-based behavioral synthesis system","volume":"5","author":"chen","year":"2005","journal-title":"SRC Techcon"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1007\/978-1-4020-8588-8_9"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/FPL.2010.93"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/1950413.1950423"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1145\/115372.115320"},{"key":"7","first-page":"3","article-title":"Kiwi: Synthesis of fpga circuits from parallel programs","author":"greaves","year":"2008","journal-title":"FCCM"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/SASP.2009.5226333"},{"doi-asserted-by":"publisher","key":"32","DOI":"10.1145\/1723112.1723124"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICVD.2003.1183177"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1145\/1146909.1147025"},{"key":"4","first-page":"112","author":"guo","year":"2005","journal-title":"Optimized Generation of Datapath from C Codes for Fpgas"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/DSD.2010.21"},{"key":"8","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1145\/291251.289440","article-title":"Lava: Hardware design in haskell","volume":"34","author":"bjesse","year":"1998","journal-title":"ACM SIGPLAN Notices"}],"event":{"name":"2013 23rd International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2013,9,2]]},"location":"Porto, Portugal","end":{"date-parts":[[2013,9,4]]}},"container-title":["2013 23rd International Conference on Field programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6632515\/6645482\/06645541.pdf?arnumber=6645541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T01:07:32Z","timestamp":1498093652000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6645541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/fpl.2013.6645541","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}