{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:23:34Z","timestamp":1759332214147},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927391","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T17:13:21Z","timestamp":1413998001000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Efficient implementation of a single-precision floating-point arithmetic unit on FPGA"],"prefix":"10.1109","author":[{"given":"Wilson","family":"Jose","sequence":"first","affiliation":[]},{"given":"Ana Rita","family":"Silva","sequence":"additional","affiliation":[]},{"given":"Horacio","family":"Neto","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Vestias","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.05.005"},{"year":"0","key":"2"},{"journal-title":"Xilinx LogiCORE IP Virtex-5 APU Floating-point Unit Product Specification","year":"2011","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465242"},{"journal-title":"Xilinx User Guide UG473 (v1 7)","article-title":"7 series FPGAs memory resources","year":"2012","key":"7"},{"journal-title":"Xilinx User Guide UG479 (v1 4)","article-title":"7 series DSP48E1 slice","year":"2012","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/321281.321282"},{"year":"0","key":"4"},{"journal-title":"IEEE Standard for Floating-point Arithmetic Technical Report","year":"2008","key":"9"},{"key":"8","first-page":"134","article-title":"Architecture exploration of high-performance floating-point fused multiply add units and their automatic use in high-level synthesis","author":"huthmann","year":"2013","journal-title":"IPDPSW"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732336"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927391.pdf?arnumber=6927391","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:12:19Z","timestamp":1490310739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927391\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927391","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}