{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:20:10Z","timestamp":1725574810721},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927397","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["MAPC: Memory access pattern based controller"],"prefix":"10.1109","author":[{"given":"Tassadaq","family":"Hussain","sequence":"first","affiliation":[]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[]},{"given":"Eduard","family":"Ayguade","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/500001.500007","article-title":"apex: access pattern based memory architecture exploration","author":"grun","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727154"},{"journal-title":"How to Survive the Multicore Software Revolution (Or at Least Survive the Hype)","year":"2008","author":"leiserson","key":"10"},{"journal-title":"Pardis A Programmable Memory Controller for the Ddrx Interfacing Standards","year":"0","author":"bojnordi","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903697"},{"journal-title":"PPMC A Programmable Pattern Based Memory Controller","year":"2012","author":"hussain","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339373"},{"key":"4","article-title":"Implementation of a Reverse Time Migration Kernel using the HCE High Level Synthesis Tool","author":"hussain","year":"2012","journal-title":"FPT"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"key":"8","article-title":"Reconfigurable memory controller with programmable pattern support","author":"hussain","year":"2011","journal-title":"Hipeac Workshop on Reconfigurable Computing"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1145\/977091.977115","article-title":"Reflections on the memory wall","author":"mckee","year":"2004","journal-title":"ACM Proceedings of the 1st Conference on Computing Frontiers"},{"journal-title":"Multi-DRAM Controller","year":"2004","key":"12"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927397.pdf?arnumber=6927397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,20]],"date-time":"2022-04-20T13:31:30Z","timestamp":1650461490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927397","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}