{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T07:32:49Z","timestamp":1742801569219,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927416","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T17:13:21Z","timestamp":1413998001000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["Fast and accurate SEU-tolerance characterization method for Zynq SoCs"],"prefix":"10.1109","author":[{"given":"Igor","family":"Villata","sequence":"first","affiliation":[]},{"given":"Unai","family":"Bidarte","sequence":"additional","affiliation":[]},{"given":"Uli","family":"Kretzschmar","sequence":"additional","affiliation":[]},{"given":"Armando","family":"Astarloa","sequence":"additional","affiliation":[]},{"given":"Jesus","family":"Lazaro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"Electronics system design techniques for safety critical applications luca sterpone","volume":"26","year":"2008","journal-title":"Lecture Notes in Electrical Engineering"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1986.13527"},{"journal-title":"NSEU Mitigation in Avionics Applications XAPP1073 (v1 0)","year":"2010","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"journal-title":"User Guide Logicoretm Ip Soft Error Mitigation controllerv1 1","year":"2011","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2011.6089684"},{"journal-title":"Device Reliability Report Third Quarter 2013 UG116 (v9 6)","year":"2011","key":"5"},{"journal-title":"Virtex-5 SEU critical bit information extending the capability of the Virtex-5 SEU controller","year":"2010","author":"chapman","key":"4"},{"key":"9","first-page":"223","article-title":"SEU simulation framework for xilinx FPGA: First step towards testing fault tolerant systems","author":"straka","year":"2007","journal-title":"14th Euromicro Conference on Digital System Design (DSD) 2011"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.904080"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927416.pdf?arnumber=6927416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:17:06Z","timestamp":1490296626000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927416","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}