{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:44:31Z","timestamp":1725608671234},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927420","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Leakage and performance aware resource management for 2D dynamically reconfigurable FPGA architectures"],"prefix":"10.1109","author":[{"given":"Siqi","family":"Wang","sequence":"first","affiliation":[]},{"given":"Nam Khanh","family":"Pham","sequence":"additional","affiliation":[]},{"given":"Amit Kumar","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722170"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090698"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/541067"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISWCS.2012.6328439"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1562514.1562520"},{"key":"1","first-page":"335","article-title":"Physically-aware hwsw partitioning for reconfigurable architectures with partial dynamic reconfiguration","author":"banerjee","year":"2005","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639432"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681427"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"5","first-page":"51","article-title":"Reducing leakage energy in FPGAs using regionconstrained placement","author":"gayasen","year":"2004","journal-title":"Proc ACM Int Symp Field-Program Gate Arrays (FPGA)"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591526"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722270"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927420.pdf?arnumber=6927420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T02:08:43Z","timestamp":1490321323000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927420","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}