{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T16:58:24Z","timestamp":1764349104991,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927422","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-4","source":"Crossref","is-referenced-by-count":7,"title":["Balancing WDDL dual-rail logic in a tree-based FPGA to enhance physical security"],"prefix":"10.1109","author":[{"given":"Emna","family":"Amouri","sequence":"first","affiliation":[]},{"given":"Shivam","family":"Bhasin","sequence":"additional","affiliation":[]},{"given":"Yves","family":"Mathieu","sequence":"additional","affiliation":[]},{"given":"Tarik","family":"Graba","sequence":"additional","affiliation":[]},{"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416733"},{"key":"15","article-title":"Correlation power analysis with a leakage model","author":"\ufffdric","year":"2004","journal-title":"Proc of CHES"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/259837"},{"journal-title":"PRESENT An Ultra-Lightweight Block Cipher","year":"2007","author":"bogdanov","key":"12"},{"journal-title":"A Dynamic and Differential Cmos Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards","year":"2002","author":"tiri","key":"3"},{"key":"2","first-page":"172","author":"popp","year":"2005","journal-title":"Masked dual-rail pre-charge logic Dparesistance without routing constraints"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"10","first-page":"396","article-title":"Divided backend duplication methodology for balanced dual rail routing","volume":"5154","author":"baddam","year":"2008","journal-title":"CHES"},{"key":"7","first-page":"383","author":"guilley","year":"2005","journal-title":"The Backend Duplication Method"},{"key":"6","first-page":"143","author":"tiri","year":"2004","journal-title":"Place and Route for Secure Standard Cell Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402510"},{"key":"9","volume":"2","author":"mcevoy","year":"2009","journal-title":"Isolated WDDL A Hiding Countermeasure for Differential Power Analysis on FPGAs"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927422.pdf?arnumber=6927422","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:17:07Z","timestamp":1490311027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927422\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927422","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}