{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T21:04:56Z","timestamp":1743887096082,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927424","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["An image processing library for C-based high-level synthesis"],"prefix":"10.1109","author":[{"given":"Moritz","family":"Schmid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Apelt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718341"},{"key":"13","first-page":"497","article-title":"High-level synthesis revised - Generation of FPGA accelerators from a domain-specific language using the polyhedron model","volume":"25","author":"schmid","year":"2014","journal-title":"Parallel Computing Accelerating Computational Science and Engineering (CSE) Ser Advances in Parallel Computing"},{"journal-title":"Encyclopedia of Parallel Computing","year":"2011","author":"p\ufffdschel","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2011.58"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_30"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"journal-title":"Vivado Design Suite User Guide-HLS","year":"2013","key":"1"},{"journal-title":"Synphony Model Compiler","year":"2014","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868653"},{"journal-title":"Impulse CoDeveloper C-to-FPGA Tools","year":"2013","key":"6"},{"journal-title":"Calypto Product Family Datasheet","year":"2012","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"year":"2013","key":"9"},{"journal-title":"The Opencv Library","year":"2000","author":"bradski","key":"8"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927424.pdf?arnumber=6927424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T02:56:03Z","timestamp":1490324163000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927424","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}