{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:20:08Z","timestamp":1730222408372,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927426","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Application specific multi-port memory customization in FPGAs"],"prefix":"10.1109","author":[{"given":"Gorker Alp","family":"Malazgirt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hasan Erdem","family":"Yantir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arda","family":"Yurdakul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Smail","family":"Niar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Zynq-7000 All Programmable SoC Technical Reference Manual","year":"0","key":"15"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903767"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431212"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/960116.54022"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134545"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681446"},{"journal-title":"Internal Memory (RAM and ROM)","year":"0","key":"7"},{"journal-title":"IP Processor Block RAM (BRAM) Block","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207111"},{"key":"4","article-title":"Highly concurrent scalar processing","volume":"14","author":"hsu","year":"1986","journal-title":"IEEE Computer Society Press"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.28"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_2"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927426.pdf?arnumber=6927426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:17:08Z","timestamp":1490311028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927426\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927426","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}